Abstract-This paper presents an FPGA-based real-time simulation system of a nonlinear permanent magnet synchronous machine and its qualification for power hardware-in-the-loop emulation systems. The machine model considers the magnetic anisotropy of the rotor, the saturation of the iron as well as dynamic cross-coupling effects between the direct-and quadrature axis of the machine. A specifically designed high performance signal processing system is developed to calculate the machine behavior with a frequency of 1.5 MHz. The developed model calculates the state variables of the machine as well as the counter voltage for an emulation converter in a way that the coupling network of the power hardware-in-the-loop emulation test bench could be equipped with any inductance. Measurements validate the proper function of the machine model and demonstrate the accurate solution of the nonlinear differential equation system of an anisotropic synchronous machine with nonlinear magnetics in real-time.
I. INTRODUCTION
In modern drive inverter development processes the importance of simulation increases rapidly [1] . Dependent on the state of development different simulation levels are required to emulate the operating environment of the system [2] . In early stage, various state of the art simulation tools are used to simulate and validate the accurate function of inverters in their operating environments (software-in-the-loop -SILsimulation). Afterwards, real-time hardware-in-the-loop (HIL) test benches are often used to emulate machines or 3AC-mains to test the developed software in conjunction with the signal processing unit of the power converter. These HIL test benches are well understood and described in literature [3] - [6] . Finally, the converter is commonly connected to a motorload test bench to improve the performance, reliability or the manufacturing process of the device. Unfortunately, there are several drawbacks and disadvantages inherent to conventional motorload testbeds. Due to the fact that there are numerous different applications that drives can be used for, various motor-load combinations are required to test the drive inverter. Thus, the space required for the test beds can be exceedingly large and additional costs and maintenance effort are caused [7] . Therefore, it is desirable to connect the converter to be tested to a power hardware-inthe-loop (PHIL) emulation test bench to evaluate its proper function. Figure 1 shows a typical PHIL emulation test bench which is capable to emulate arbitrary electric machines. At this type of test bench, the HIL signal processing unit is extended by an emulation converter which is connected to the device under test (DUT) by means of a coupling network. Dependent on the emulation concept, the coupling network consists of simple chokes or an LCL-Filter-Network [8] . Since the DUT commonly controls the machine currents, the PHIL-emulation system should control the counter voltage at the coupling network which corresponds to the electro-magnetic-force (EMF) to avoid problems caused by a second current controller within the PHIL [9] . Therefore, the EMF of the emulated machine has to be calculated by the HIL system and provided for the emulation converter as reference value. Furthermore, modern permanent magnet synchronous machines (PMSM) often have a magnetic anisotropy and are highly utilized yielding nonlinear magnetics. Hence, saturation and dynamic cross-coupling effects have to be considered in the machine model to ensure an accurate PHIL test bench. In addition, the drive inverter commonly acts as a voltage source. Therefore, the whole machine behavior should be calculated exclusively using the output voltages of the DUT and the load torque as input values. A machine model taking all these effects into account is required which calculates the EMF depending on the stator voltages and adjusts the set value of the counter voltage v CV for the emulation converter in a way that the current slopes through the linear inductors of the coupling network are identical to the current slopes of the real machine. A PMSM model fulfilling these requirements is introduced in Section II. The hardware setup of the specifically designed high performance signal processing system, containing the machine model, is described in Section III. Details about the hardware implementation are reported in Section IV. It has to be considered that the signal processing unit is designed to be used in a PHIL test bench later. Indeed, up to now all measurements were made to validate only the derived machine model and the proper function of the signal processing unit. Therefore, all measurements at the signal processing unit are made with low-level signals and without power flow. The results of these measurements are discussed in Section V. Conclusions are stated in Section VI.
II. MACHINE MODEL
In this Section, a computation instruction for the counter voltage v CVj (Fig. 2b ) of an emulation converter is derived in a way that the coupling network of a PHIL test bench could be equipped with any inductance. The basic conditions are that the inductors L CNj as well as the ohmic resistors R CNj of the coupling network are linear and identical. Additionally, it is supposed that the resistors of the coupling network R CNj are identical to the ohmic resistance R S of one phase of the emulated machine. Figure 2a depicts the underlying equivalent circuit of the PMSM. With j ∈ {1, 2, 3} as phase numbers, the voltage equation of a single PMSM phase is:
in which the stator flux linkage Ψ Sj = Ψ Sj (i S1 , i S2 , i S3 , γ) depends on the three stator currents i S1 , i S2 , i S3 and the electric rotor position angle γ. However, within a PHIL test bench the coupling network (Fig. 2b) has to be considered in the PMSM machine model. Therefore, the phase equations of the PMSM must be extended by the voltage drop at the coupling inductors v LCNj . The basic idea of this model is to subtract this voltage drop from the derivation of the flux linkage Ψ Sj to ensure an identical behavior (identical current slopes) of the emulation test bench in comparison to the real machine. This leads to:
in which the term v CVj is the reference value for the emulation converter of a PHIL test bench. Subsequently, the phase elements i Sj , v Sj and Ψ Sj are transformed to the direct (d) and quadrature (q) reference frame with z ∈ {Ψ S , v S , i S } and a = e j 2π 3 by:
With
, the machine voltages v d and v q in the dq-reference frame are:
and
Both equations are directly sorted in two different parts. Thereby, the first part of the equations is the voltage v CN,x x ∈ {d, q} which considers the voltage drop at the coupling network. The second part corresponds to the counter voltage v CV,x of the coupling network which is the set value for the PHIL emulation converter. Subsequently, according to [10] , the derivation of the flux linkages can be resolved to:
Thereby, dynamic cross-coupling and saturation effects are considered. It has to be kept in mind, that L dd , L, L dq and L qd are differential inductances and therefore functions of i d and i q in this representation. Substitution of (6) and (7) in (4) and (5) and solving for the current derivatives yields:
Finally, the counter voltage v CN,x , considering the voltage drop at the coupling inductors as well as the saturation and the anisotropy of the machine can be calculated to:
and the derivation of the equations for the electric system of the PMSM is completed. The mechanical system of the machine is described with the equation for the inner torque M i :
and the equation for the electric rotor speed ω as integration of the accelerating torque:
whereby, J is the inertia torque, M L equals the load torque and p is the number of pole pairs of the machine. The machine equation shall be solved on an FPGA with a frequency of f model = 1.5 MHz. For this reason, the equations have to be discretized. Due to the fact that the simulation time-step ΔT model = 1 f model = 667 ns is several orders of magnitude smaller in comparison to the electric time constant of the machine, the equations (8) to (13) can be discretized using the Forward Euler method without losing significant accuracy or stability [11] . The discretized equation to calculate the dcurrent in the next time step t = t(k + 1) with k ∈ N is:
with (8)
and The discretization in the q-axis leads to:
with (9)
The calculation instruction for the counter voltage is discretized:
The inner torque of the machine is discretized calculated to:
and the rotational speed is:
After back transformation of these equations to the coordinate system fixed to the stator, a time-discrete computation instruction for an unbalanced nonlinear PMSM is derived. This instruction can be calculated by the signal processing unit of a PHIL-emulation system.
III. HARDWARE SETUP
In this Section the specifically designed high performance signal processing unit is introduced, which calculates the derived equations from Section II. A HIL test bench is build up to validate the machine equations. A schematic diagram of the build up HIL test bench is shown in Fig. 3 . The hardware setup is designed to be as similar as possible to the real-time simulation system which is needed for a PHIL test bench to ensure an easy integration of the signal processing unit 
A. HIL Simulator
The core of the HIL simulator is an FPGA-board with a Cyclone 4 FPGA (EP4CE40F23C6) from Altera. This device contains 39600 logic cells and 116 embedded 18 x 18 multipliers. The FPGA-board has double euroboard format and is built as plug-in unit for a 19" rack. Since the values of the flux linkages Ψ x and the inductances L xy x, y ∈ {d, q} are depending on the instantaneous machine currents i d,k and i q,k , look-up tables (LUT) of these values are stored in two external 4 MB SRAM modules which are connected to the FPGA. The reciprocals of the numerators K d (16) and K q (19) in equation (15) and (18) are also stored in a LUT to avoid two divisions. Due to the fact that SRAM is a volatile storage, the LUTs of the machine model are transferred by means of a digital signal processor to the FPGA and from there to the SRAM at the beginning of the simulation. The LUT grid has a resolution of 2 A and the values are stored with an accuracy of 16 Bit. All model parameters such as flux linkages, differential inductances or the ohmic stator resistance are obtained by machine measurements. A motor manufactured by Brusa of type HSM1-6.1712-C01 is used for that purpose [12] . This machine is an interior permanent magnet synchronous machine (IPMSM) with a strong reluctance torque. Table I . 
B. Device Under Test
The core of the DUT (Fig. 3) is a DSP from Texas Instruments (TMS320C6748) which executes the machine controller with a control frequency of f c = 8 kHz. The HIL simulator is controlled by a nonlinear current controller for saturated crosscoupled PMSMs described in [13] . Since the current hardware setup is only designed for low-level signals, the machine controller pulses a small signal six-pulse bridge, realized with bipolar transistors, to generate the required pulsed output voltage for the A/D-converter of the signal processing unit. It has to be considered that the switching characteristic of a bipolar transistor is different from the switching characteristic of an IGBT, though this difference could be neglected because only the machine model should be validated initially. The human-machine interface (HMI) which controls the DUT is a standard personal computer (PC) with a graphical user interface implemented in LabVIEW. The PC is connected to the DSP via USB. It has to be noted that the values of the machine currents, rotor angle and speed are directly transferred from the FPGA to the DSP of the DUT.
IV. HARDWARE IMPLEMENTATION
The implementation of the machine model is performed using the Matlab Fixed-Point Tool, and the Matlab HDL Coder to ensure a HIL respectively PHIL test bench with maximum flexibility (Fig. 5) . Therefore, the machine model is first implemented and verified in Simulink using floating point representation. Subsequently, the model is converted to a custom fixed point format by means of the Matlab FixedPoint Tool. The results of the fixed point implementation are compared with the float model to check the accuracy. The model was generated with an accuracy of 20 Bit decimal places and a variable word length according to the maximum 
A. Accuracy of the Model
The model was set to a constant rotational speed of 500 min −1 to verify the accuracy of the fixed point representation. Thereafter, the current controller impresses a d-current of −300 A and a q-current of ±185 A. The simulation was executed in Matlab / Simulink. The waveforms of the model currents i d and i q are shown in Fig. 6 (first plot). The second plot shows the difference between the currents from the floating point-and the fixed point model. It can be seen that the difference of the currents are in the dimension of tens of milli ampere. Hence, the relative error is less than 0.01% and therefore, the difference can be neglected and the fixed point implementation is adequate.
B. Simulation of the EMF
Due to the minor sampling time of the DSP compared with the FPGA it is not possible to read all calculated values for the EMF out of the FPGA. Hence, the waveform of the counter voltage for the coupling network is only validated using the simulation in Matlab / Simulink. The boundary conditions are the same as for the accuracy test. The trend of the counter voltage is plotted for one phase in Fig. 7 . It has to be considered that the counter voltage waveform has spikes up to 3000 V. These spikes are necessary because the PHIL test bench should ensure the correct current slopes in the coupling inductors of the emulation system during the active as well as the freewheeling switching states of the DUT. Indeed, in the final PHIL test bench it is not possible to generate an output voltage with this waveform because of the limited DC link voltage as well as the limited modulation frequency of the emulation converter. Though, the integration of the calculated counter voltage over the time will solve this problem, if the required voltage time area will be set as short time mean value with an explicit higher frequency than the switching frequency of the DUT. A modular multiphase multilevel converter (MMPMC) as proposed in [14] seems to be suitable for this application.
V. MEASUREMENTS
Finally, the fixed point model was translated to the hardware description language VHDL by means of the Matlab / Simulink HDL Coder and embedded in the custom FPGAdesign including the communication with the A/D-converter and the SRAM for the LUTs. Subsequently, measurements at the HIL test bench as well as on a real motor test bench were performed to evaluate the proper function of the implemented machine model on the signal processing unit.
A. HIL Test Bench
The measurements at the HIL test bench were also performed with a constant rotational speed of (500 min −1 ). At the beginning, the set value i ref of the d-current controller is −300 A and the set value of the q-current is −185 A. This current combination equates a random point at the maximum torque per ampere (MTPA) line of the PMSM. At t = 0 s the desired value of the q-current controller is set to 185 A. Figure  8 shows the waveform of the currents calculated on the FPGA. It has to be considered that the values are read out of the FPGA by means of the DUT every 125 μs. Therefore, the plot does not contain data points for all calculated time steps. However, in the zoomed cutout, it can be recognized that the current change is nonlinear during the single sampling intervals which is caused by saturation of the machine. In order to demonstrate the accuracy of the underlying machine model, the dynamic decoupling feature of the used current controller is disabled. Thus, the d-current changes due to dynamic cross-coupling during the q-current step. 
B. Motor Test Bench
Finally, the validation of the model was completed by a comparison between the results of the calculated PMSM model on the HIL test bench and measurements at the real motor. Figure 9 shows the schematic diagram of the used motor test bench. The test bench is connected to the grid by means of an active front end converter (grey) that feds the main DC link. The converter which controls the load machine (purple) is also connected to this DC link. An other converter (blue) is used to control the motor under test. This converter is connected to the main DC link by means of a DC-DCconverter (green) which provides the opportunity to generate a second independent DC link voltage for the motor under test. The machine described in Section III with the parameters shown in Table I and Fig. 4 is used as motor under test. The load machine is an induction machine by Wittur. During the measurements, the induction machine was speed controlled and ensures the constant rotational speed of 500 min −1 to ensure similar circumstances compared to the HIL test bench. Figure 10 depicts the currents which were measured at the PMSM on the motor test bench. The nonlinear increase of the q-current which is caused by saturation as well as the change of the d-current due to dynamic cross-coupling are almost identical to the HIL results given in Fig. 8 . In Fig. 11 , the difference between the HIL model and the real machine is calculated. The remaining differences are relatively small and caused by the nonlinearity of the machine converter (the demanded voltage time area of the controller is different from the applied voltage time area of the inverter) and the load dependent voltage change of the DC link voltage.
VI. CONCLUSION
This paper presents an FPGA-based real-time simulation system of a nonlinear PMSM especially for PHIL emulation systems. The machine model considers the magnetic anisotropy of the rotor, the iron saturation as well as dynamic cross-coupling effects between the d-and q-axis of the machine. A specifically designed high performance signal processing system is developed to calculate the machine behavior depending on the measured stator voltage with a frequency of 1.5 MHz. The machine model is implemented in Matlab / Simulink and translated by means of the Matlab Fixed-Point Tool and the HDL Coder in VHDL. The model calculates the counter voltage of the machine as desired value for a PHIL emulation converter in a way that the coupling network of the PHIL test bench could be equipped with any inductance. Measurements at the HIL test bench as well as on the real machine validate the proper function of the machine model and demonstrate the accurate solution of the nonlinear differential equation system in real-time. Concluding, it is now possible to include the described machine model in a PHIL test bench to achieve a realistic emulation of an anisotropic PMSM with nonlinear magnetics.
